

07-03-00  
IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

06/30/00  
JCS44 U.S. PTO

Applicant(s): Frankie F. Roohparvar

Docket No.: 400.006US01

ZERO LATENCY-ZERO BUS TURNAROUND SYNCHRONOUS FLASH MEMORY

Assistant Commissioner for Patents

ATTN: Box Patent Application

Washington, D.C. 20231

We are transmitting the following documents along with this Transmittal Sheet:


- ☒ Utility Patent Application: Specification (43 pgs); Claims (27 claims on 6 pgs); 1 pg Abstract.
- ☒ 33 Sheet(s) of informal drawing(s).
- ☒ A signed Declaration (4 pp.).
- ☒ A return postcard.
- ☒ An Assignment of the invention to Micron Technology, Inc. and Recordation Form Cover Sheet (3 pp.).
- ☒ A check in the amount of \$40.00 to cover the Assignment Recording Fee.
- ☒ Other: Power of Attorney by Assignee and Certificate by Assignee Under 37 CFR 3.73(b) (1 p.)

☒ A check in the amount of \$1,128 to cover the filing fee, which is calculated below:

APPLICATION FILING FEE					
	Number of Claims Filed (1)	Claims Included in Basic Filing Fee (2)	Number of Extra Claims (1-2)	Cost per Extra Claim	Fee Required
Total Claims	27	- 20 =	7	x \$18 =	\$126
Independent Claims	7	- 3 =	4	x \$78 =	\$312
One or More Multiple Dependent Claims Presented? If Yes, Enter \$260 Here *					\$ 0
Enter Basic Filing Fee (Utility Patent-\$690/Design Patent-\$310) Here *					\$690
Total Application Filing Fee					\$1,128

Please consider this a PETITION FOR EXTENSION OF TIME for a sufficient number of months to enter these papers and please charge any additional fees or credit overpayment to Deposit Account No. 501373.

FOGG, SLIFER & POLGLAZE, P.A.  
P.O. Box 581009, Minneapolis, MN 55458-1009

By:   
Name: Russell D. Slifer  
Reg. No.: 39,838  
Direct Dial: 612-252-0014  
Facsimile: 612-252-0019

CERTIFICATE UNDER 37 CFR §1.10:

"Express Mail" mailing label number: EL599077721US

Date of Deposit: June 30, 2000

I hereby certify that all papers and/or fees above-identified are being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR §1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, ATTN: Box Patent Application, Washington, D.C. 20231.

By:   
Name: Lisa D. Gentry

(LARGE ENTITY TRANSMITTAL UNDER 37 C.F.R. 1.10)

JCS59 U.S. PTO  
09/608580  
06/30/00

## Zero-Latency-Zero Bus Turnaround Synchronous Flash Memory

5

### Technical Field of the Invention

The present invention relates generally to non-volatile memory devices and in particular the present invention relates to a synchronous non-volatile flash memory.

### Background of the Invention

10 Memory devices are typically provided as internal storage areas in the computer. The term memory identifies data storage that comes in the form of integrated circuit chips. There are several different types of memory. One type is RAM (random-access memory). This is typically used as main memory in a computer environment. RAM refers to read and write memory; that is, you can both write data into RAM and read  
15 data from RAM. This is in contrast to ROM, which permits you only to read data. Most RAM is volatile, which means that it requires a steady flow of electricity to maintain its contents. As soon as the power is turned off, whatever data was in RAM is lost.

Computers almost always contain a small amount of read-only memory (ROM)  
20 that holds instructions for starting up the computer. Unlike RAM, ROM cannot be written to. An EEPROM (electrically erasable programmable read-only memory) is a special type non-volatile ROM that can be erased by exposing it to an electrical charge. Like other types of ROM, EEPROM is traditionally not as fast as RAM. EEPROM  
25 comprise a large number of memory cells having electrically isolated gates (floating gates). Data is stored in the memory cells in the form of charge on the floating gates. Charge is transported to or removed from the floating gates by programming and erase operations, respectively.

Yet another type of non-volatile memory is a Flash memory. A Flash memory is a type of EEPROM that can be erased and reprogrammed in blocks instead of one byte  
30 at a time. Many modern PCS have their BIOS stored on a flash memory chip so that it

can easily be updated if necessary. Such a BIOS is sometimes called a flash BIOS.

Flash memory is also popular in modems because it enables the modem manufacturer to support new protocols as they become standardized.

5 A typical Flash memory comprises a memory array that includes a large number of memory cells arranged in row and column fashion. Each of the memory cells includes a floating gate field-effect transistor capable of holding a charge. The cells are usually grouped into blocks. Each of the cells within a block can be electrically programmed in a random basis by charging the floating gate. The charge can be removed from the floating gate by a block erase operation. The data in a cell is  
10 determined by the presence or absence of the charge in the floating gate.

A synchronous DRAM (SDRAM) is a type of DRAM that can run at much higher clock speeds than conventional DRAM memory. SDRAM synchronizes itself with a CPU's bus and is capable of running at 100 MHZ, about three times faster than conventional FPM (Fast Page Mode) RAM, and about twice as fast EDO (Extended  
15 Data Output) DRAM and BEDO (Burst Extended Data Output) DRAM. SDRAM's can be accessed quickly, but are volatile. Many computer systems are designed to operate using SDRAM, but would benefit from non-volatile memory.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present  
20 specification, there is a need in the art for a non-volatile memory device that can operate in a manner similar to SDRAM operation.

### **Summary of the Invention**

The above-mentioned problems with memory devices and other problems are  
25 addressed by the present invention and will be understood by reading and studying the following specification.

In one embodiment, a method of writing to a synchronous non-volatile memory device is provided. The method comprises receiving write data on a first clock cycle

and executing a data write operation, and executing a data read operation on a next clock cycle immediately following the first clock cycle.

Another method of operating a synchronous memory device comprises receiving write data on data connections, latching the write data in a write latch, releasing the data connections after the write data is latched, and performing a read operation on the synchronous memory device while the write data is transferred from the write latch to memory cells.

In yet another embodiment, a method of operating a synchronous memory device comprises receiving a read command and corresponding column address on a first clock cycle to request output data from a memory array of the synchronous memory. The output data is provided on an external data connection a predefined number of clock cycles following the first clock cycle. The method includes receiving a first command of a write command sequence on a second clock cycle immediately following the first clock cycle to initiate a write operation to the memory array such that the write command is provided in coincidence with or prior to providing the output data on the external data connection.

A synchronous memory device is provided in one embodiment and comprises a memory array arranged in rows and columns, data communication connections for bi-directional data communication with an external device, and a data buffer coupled to the data communication connections to manage the bi-directional data communication. A write latch is coupled between the data buffer and the memory array to latch data provided on the data communication connections.

## **Brief Description of the Drawings**

Figure 1A is a block diagram of a synchronous flash memory of the present invention;

Figure 1B is an integrated circuit pin interconnect diagram of one embodiment of the present invention;

Figure 1C is an integrated circuit interconnect bump grid array diagram of one embodiment of the present invention;

Figure 2 illustrates a mode register of one embodiment of the present invention;

Figure 3 illustrates read operations having a CAS latency of one, two and three  
5 clock cycles;

Figure 4 illustrates activating a specific row in a bank of the memory of one embodiment of the present invention;

Figure 5 illustrates timing between an active command and a read or write command;

10 Figure 6 illustrates a read command;

Figure 7 illustrates timing for consecutive read bursts of one embodiment of the present invention;

Figure 8 illustrates random read accesses within a page of one embodiment of the present invention;

15 Figure 9 illustrates a read operation followed by a write operation;

Figure 10 illustrates read burst operation that are terminated using a burst terminate command according to one embodiment of the present invention;

Figure 11 illustrates a write command;

Figure 12 illustrates a write followed by a read operation;

20 Figure 13 illustrates a power-down operation of one embodiment of the present invention;

Figure 14 illustrates a clock suspend operation during a burst read;

Figure 15 illustrates a memory address map of one embodiment of the memory having two boot sectors;

25 Figure 16 is a flow chart of a self-timed write sequence according to one embodiment of the present invention;

Figure 17 is a flow chart of a complete write status-check sequence according to one embodiment of the present invention;

Figure 18 is a flow chart of a self-timed block erase sequence according to one embodiment of the present invention;

Figure 19 is a flow chart of a complete block erase status-check sequence according to one embodiment of the present invention;

5        Figure 20 is a flow chart of a block protect sequence according to one embodiment of the present invention;

Figure 21 is a flow chart of a complete block status-check sequence according to one embodiment of the present invention;

10       Figure 22 is a flow chart of a device protect sequence according to one embodiment of the present invention;

Figure 23 is a flow chart of a block unprotect sequence according to one embodiment of the present invention;

Figure 24 illustrates the timing of an initialize and load mode register operation;

Figure 25 illustrates the timing of a clock suspend mode operation;

15       Figure 26 illustrates the timing of a burst read operation;

Figure 27 illustrates the timing of alternating bank read accesses;

Figure 28 illustrates the timing of a full-page burst read operation;

Figure 29 illustrates the timing of a burst read operation using a data mask signal;

20       Figure 30 illustrates the timing of a write operation followed by a read to a different bank;

Figure 31 illustrates the timing of a write operation followed by a read to the same bank; and

Figure 32 illustrates a memory system of the present invention.

25

### **Detailed Description of the Invention**

In the following detailed description of present embodiments, reference is made to the accompanying drawings that form a part hereof, and in which is shown by way of

illustration specific embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the claims.

The following detailed description is divided into two major sections. The first section is an Interface Functional Description that details compatibility with an SDRAM memory. The second major section is a Functional Description that specifies flash architecture functional commands.

### **Interface Functional Description**

Referring to Figure 1A, a block diagram of one embodiment of the present invention is described. The memory device 100 includes an array of non-volatile flash memory cells 102. The array is arranged in a plurality of addressable banks. In one embodiment, the memory contains four memory banks 104, 106, 108 and 110. Each memory bank contains addressable sectors of memory cells. The data stored in the memory can be accessed using externally provided location addresses received by address register 112. The addresses are decoded using row address multiplexer circuitry 114. The addresses are also decoded using bank control logic 116 and row address latch and decode circuitry 118. To access an appropriate column of the memory, column address counter and latch circuitry 120 couples the received addresses to column decode circuitry 122. Circuit 124 provides input/output gating, data mask logic, read data latch circuitry and write driver circuitry. Data is input through data input registers 126 and output through data output registers 128. Command execution logic 130 is provided to control the basic operations of the memory device. A state machine 132 is also provided to control specific operations performed on the memory arrays and cells. A status register 134 and an identification register 136 can also be provided to output data.

Figure 1B illustrates an interconnect pin assignment of one embodiment of the present invention. The memory package 150 has 54 interconnect pins. The pin configuration is substantially similar to available SDRAM packages. Two interconnects specific to the present invention are RP# 152 and Vccp 154. Although the present invention may share interconnect labels that appear the same as SDRAM's, the function of the signals provided on the interconnects are described herein and should not be equated to SDRAM's unless set forth herein. Figure 1C illustrates one embodiment of a memory package 160 that has bump connections instead of the pin connections of Figure 1C. The present invention, therefore, is not limited to a specific package configuration.

Prior to describing the operational features of the memory device, a more detailed description of the interconnect pins and their respective signals is provided. The input clock connection is used to provide a clock signal (CLK). The clock signal can be driven by a system clock, and all synchronous flash memory input signals are sampled on the positive edge of CLK. CLK also increments an internal burst counter and controls the output registers.

The input clock enable (CKE) connection is used to activate (HIGH state) and deactivates (LOW state) the CLK signal input. Deactivating the clock input provides POWER-DOWN and STANDBY operation (where all memory banks are idle), ACTIVE POWER-DOWN (a memory row is ACTIVE in either bank) or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down modes to provide low standby power. CKE may be tied HIGH in systems where power-down modes (other than RP# deep power-down) are not required.

The chip select (CS#) input connection provides a signal to enable (registered LOW) and disable (registered HIGH) a command decoder provided in the command execution logic. All commands are masked when CS# is registered HIGH. Further, CS# provides for external bank selection on systems with multiple banks, and CS# can



be considered part of the command code; but may not be necessary.

The input command input connections for RAS#, CAS#, and WE# (along with CAS#, CS#) define a command that is to be executed by the memory, as described in detail below. The input/output mask (DQM) connections are used to provide input mask signals for write accesses and an output enable signal for read accesses. Input data is masked when DQM is sampled HIGH during a WRITE cycle. The output buffers are placed in a high impedance (High-Z) state (after a two-clock latency) when DQM is sampled HIGH during a READ cycle. DQML corresponds to data connections DQ0-DQ7 and DQMH corresponds to data connections DQ8-DQ15. DQML and DQMH are considered to be the same state when referenced as DQM.

Address inputs 133 are primarily used to provide address signals. In the illustrated embodiment the memory has 12 lines (A0-A11). Other signals can be provided on the address connections, as described below. The address inputs are sampled during an ACTIVE command (row-address A0-A11) and a READ/WRITE command (column-address A0-A7) to select one location in a respective memory bank. The address inputs are also used to provide an operating code (OpCode) during a LOAD COMMAND REGISTER operation, explained below. Address lines A0-A11 are also used to input mode settings during a LOAD MODE REGISTER operation.

An input reset/power-down (RP#) connection 140 is used for reset and power-down operations. Upon initial device power-up, a 100µs delay after RP# has transitioned from LOW to HIGH is required in one embodiment for internal device initialization, prior to issuing an executable command. The RP# signal clears the status register, sets the internal state machine (ISM) 132 to an array read mode, and places the device in a deep power-down mode when LOW. During power down, all input connections, including CS# 142, are "Don't Care" and all outputs are placed in a High-Z state. When the RP# signal is equal to a VHH voltage (5V), all protection modes are ignored during WRITE and ERASE. The RP# signal also allows a device protect bit to be set to 1 (protected) and allows block protect bits of a 16 bit register, at locations 0 and 15 to be set to 0 (unprotected) when brought to VHH. The protect bits are

described in more detail below. RP# is held HIGH during all other modes of operation.

Bank address input connections, BA0 and BA1 define which bank an ACTIVE, READ, WRITE, or BLOCK PROTECT command is being applied. The DQ0-DQ15 connections 143 are data bus connections used for bi-directional data communication.

5 Referring to Figure 1B, a VCCQ connection is used to provide isolated power to the DQ connections to improved noise immunity. In one embodiment,  $VCCQ = V_{cc}$  or  $1.8V \pm 0.15V$ . The VSSQ connection is used to isolated ground to DQs for improved noise immunity. The VCC connection provides a power supply, such as 3V. A ground connection is provided through the Vss connection. Another optional voltage is  
10 provided on the VCCP connection 144. The VCCP connection can be tied externally to VCC, and sources current during device initialization, WRITE and ERASE operations. That is, writing or erasing to the memory device can be performed using a VCCP voltage, while all other operations can be performed with a VCC voltage. The Vccp connection is coupled to a high voltage switch/pump circuit 145.

15 The following sections provide a more detailed description of the operation of the synchronous flash memory. One embodiment of the present invention is a nonvolatile, electrically sector-erasable (Flash), programmable read-only memory containing 67,108,864 bits organized as 4,194,304 words by 16 bits. Other population densities are contemplated, and the present invention is not limited to the example  
20 density. Each memory bank is organized into four independently erasable blocks (16 total). To ensure that critical firmware is protected from accidental erasure or overwrite, the memory can include sixteen 256K-word hardware and software lockable blocks. The memory's four-bank architecture supports true concurrent operations.

A read access to any bank can occur simultaneously with a background WRITE  
25 or ERASE operation to any other bank. The synchronous flash memory has a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Read accesses to the memory can be burst oriented. That is, memory accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Read accesses begin with the registration of an ACTIVE

command, followed by a READ command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ command are used to select the starting column location and bank for the burst access.

- 5           The synchronous flash memory provides for programmable read burst lengths of 1, 2, 4 or 8 locations, or the full page, with a burst terminate option. Further, the synchronous flash memory uses an internal pipelined architecture to achieve high-speed operation.

- 10           The synchronous flash memory can operate in low-power memory systems, such as systems operating on three volts. A deep power-down mode is provided, along with a power-saving standby mode. All inputs and outputs are low voltage transistor-transistor logic (LVTTL) compatible. The synchronous flash memory offers substantial advances in Flash operating performance, including the ability to synchronously burst data at a high data rate with automatic column address generation and the capability to
- 15 randomly change column addresses on each clock cycle during a burst access.

- In general, the synchronous flash memory is configured similar to a multi-bank DRAM that operates at low voltage and includes a synchronous interface. Each of the banks is organized into rows and columns. Prior to normal operation, the synchronous flash memory is initialized. The following sections provide detailed information
- 20 covering device initialization, register definition, command descriptions and device operation.

- The synchronous flash is powered up and initialized in a predefined manner. After power is applied to VCC, VCCQ and VCCP (simultaneously), and the clock signal is stable, RP# 140 is brought from a LOW state to a HIGH state. A delay, such as
- 25 a 100µs delay, is needed after RP# transitions HIGH in order to complete internal device initialization. After the delay time has passed, the memory is placed in an array read mode and is ready for Mode Register programming or an executable command. After initial programming of a non-volatile mode register 147 (NVMode Register), the contents are automatically loaded into a volatile Mode Register 148 during the

initialization. The device will power up in a programmed state and will not require reloading of the non-volatile mode register 147 prior to issuing operational commands. This is explained in greater detail below.

5 The Mode Register 148 is used to define the specific mode of operation of the synchronous flash memory. This definition includes the selection of a burst length, a burst type, a CAS latency, and an operating mode, as shown in Figure 2. The Mode Register is programmed via a LOAD MODE REGISTER command and retains stored information until it is reprogrammed. The contents of the Mode Register may be copied into the NVMode Register 147. The NVMode Register settings automatically load the  
10 Mode Register 148 during initialization. Details on ERASE NVMODE REGISTER and WRITE NVMODE REGISTER command sequences are provided below. Those skilled in the art will recognize that an SDRAM requires that a mode register must be externally loaded during each initialization operation. The present invention allows a default mode to be stored in the NV mode register 147. The contents of the NV mode  
15 register are then copied into a volatile mode register 148 for access during memory operations.

Mode Register bits M0-M2 specify a burst length, M3 specifies a burst type (sequential or interleaved), M4-M6 specify a CAS latency, M7 and M8 specify a operating mode, M9 is set to one, and M10 and M11 are reserved in this embodiment.  
20 Because WRITE bursts are not currently implemented, M9 is set to a logic one and write accesses are single location (non-burst) accesses. The Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating a subsequent operation.

Read accesses to the synchronous flash memory can be burst oriented, with the  
25 burst length being programmable, as shown in Table 1. The burst length determines the maximum number of column locations that can be automatically accessed for a given READ command. Burst lengths of 1, 2, 4, or 8 locations are available for both sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst can be used in conjunction with the BURST

TERMINATE command to generate arbitrary burst lengths that is, a burst can be selectively terminated to provide custom length bursts. When a READ command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A7 when the burst length is set to two, by A2-A7 when the burst length is set to four, and by A3-A7 when the burst length is set to eight. The remaining (least significant) address bit(s) are used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 1.

**TABLE 1**  
**BURST DEFINITION**

Burst Length	Starting Column Address	Order of Accesses Within a Burst	
		Type = Sequential	Type = Interleaved
2	<b>A0</b>	0-1	0-1
	0	1-0	1-0
	1		
4	<b>A1</b> <b>A0</b>		
	0 0	0-1-2-3	0-1-2-3
	0 1	1-2-3-0	1-0-3-2
	1 0	2-3-0-1	2-3-0-1
	1 1	3-0-1-2	3-2-1-0
8	<b>A2</b> <b>A1</b> <b>A0</b>		
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4

Burst Length	Starting Column Address	Type = Sequential	Type = Interleaved
	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-0-3-2	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full Page 256	n= A0-A7 (location 0-255)	Cn, Cn+1, Cn+2 Cn+3, Cn+4 ...Cn-1, Cn...	Not supported

Column Address Strobe (CAS) latency is a delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data on the DQ connections. The latency can be set to one, two or three clocks cycles. For example, if a READ command is registered at clock edge  $n$ , and the latency is  $m$  clocks, the data will be available by clock edge  $n + m$ . The DQ connections will start driving data as a result of the clock edge one cycle earlier ( $n + m - 1$ ) and, provided that the relevant access times are met, the data will be valid by clock edge  $n + m$ . For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0, and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in Figure 3. Figure 3 illustrates example operating frequencies at which different clock latency setting can be used. The normal operating mode is selected by setting M7 and M8 to zero, and the programmed burst length applies to READ bursts.

The following truth tables provide more detail on the operation commands of an embodiment of the memory of the present invention. An explanation is provided herein of the commands and follows Truth Table 2.

**TRUTH TABLE 1**  
**Interface Commands and DQM Operation**

NAME (FUNCTION)	CS #	RAS #	CAS #	WE #	DQM	ADDR	DQs
COMMAND INHIBIT (NOP)	H	X	X	X	X	X	X
NO OPERATION (NOP)	L	H	H	H	X	X	X
ACTIVE (Select bank and activate row)	L	L	H	H	X	Bank/ Row	X
READ (Select bank, column and start READ burst)	L	H	L	H	X	Bank/ Col	X
WRITE (Select bank, column and start WRITE)	L	H	L	L	X	Bank/ Col	Valid
BURST TERMINATE	L	H	H	L	X	X	Active
ACTIVE TERMINATE	L	L	H	L	X	X	X
LOAD COMMAND REGISTER	L	L	L	H	X	Com Code	X
LOAD MODE REGISTER	L	L	L	L	X	Op Code	X
Write Enable/Output Enable	-	-	-	-	L	-	Active
Write Inhibit/Output High-Z	-	-	-	-	H	-	High-Z

5

**TRUTH TABLE 2**  
**Flash Memory Command Sequences**

5

Operation	1 <sup>st</sup> CYCLE					2nd CYCLE					3rd CYCLE				
	C M D	A D D R	A D D R	D Q	R P #	C M D	A D D R	A D D R	D Q	R P #	C M D	A D D R	A D D R	D Q	R P #
READ DEVICE Config.	L C R	9 0 H	B a n k	X	H	A C T I V E	R o w	B a n k	X	H	R E A D	C A	B a n k	X	H
READ Status Register	L C R	7 0 H	X	X	H	A C T I V E	X	X	X	H	R E A D	X	X	X	H
CLEAR Status Register	L C R	5 0 H	X	X	H										
ERASE SETUP/ Confirm	L C R	2 0 H	B a n k	X	H	A C T I V E	R o w	B a n k	X	H	W R I T E	X	B a n k	D 0 H	H / V HH
WRITE SETUP/ WRITE	L C R	4 0 H	B a n k	X	H	A C T I V E	R o w	B a n k	X	H	W R I T E	C o l	B a n k	D I N	H / V HH
Protect BLOCK/ Confirm	L C R	6 0 H	B a n k	X	H	A C T I V E	R o w	B a n k	X	H	W R I T E	X	B a n k	0 1 H	H / V HH
Protect DEVICE/	L C	6 0	B a n	X	H	A C T I	X	B a n	X	H	W R I	X	B a n	F 1	V HH



Confirm	R	H	k			VE		k			T E		k	H	
Unprotect BLOCKS/ Confirm	L C R	6 0 H	B an k	X	H	AC TI VE	X	B an k	X	H	W RI T E	X	B an k	D 0 H	H / V HH
ERASE NVmode Register	L C R	3 0 H	B an k	X	H	AC TI VE	X	B an k	X	H	W RI T E	X	B an k	C 0 H	H
WRITE NVmode Register	L C R	A 0 H	B an k	X	H	AC TI VE	X	B an k	X	H	W RI T E	X	B an k	X	H

5 The COMMAND INHIBIT function prevents new commands from being executed by the synchronous flash memory, regardless of whether the CLK signal is enabled. The synchronous flash memory is effectively deselected, but operations already in progress are not affected.

10 The NO OPERATION (NOP) command is used to perform a NOP to the synchronous flash memory that is selected (CS# is LOW). This prevents unwanted commands from being registered during idle or wait states, and operations already in progress are not affected.

15 The mode register data is loaded via inputs A0-A11. The LOAD MODE REGISTER command can only be issued when all array banks are idle, and a subsequent executable command cannot be issued until a predetermined time delay (MRD) is met. The data in the NVMode Register 147 is automatically loaded into the Mode Register 148 upon power-up initialization and is the default data unless dynamically changed with the LOAD MODE REGISTER command.

An ACTIVE command is used to open (or activate) a row in a particular array bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and

the address provided on inputs A0-A11 selects the row. This row remains active for accesses until the next ACTIVE command, power-down or RESET.

The READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A7 selects the starting column location. Read data appears on the DQs subject to the logic level on the data mask (DQM) input that was present two clocks earlier. If a given DQM signal was registered HIGH, the corresponding DQs will be High-Z (high impedance) two clocks later; if the DQM signal was registered LOW, the DQs will provide valid data. Thus, the DQM input can be used to mask output data during a read operation.

A WRITE command is used to initiate a single-location write access on an active row. A WRITE command must be preceded by a WRITE SETUP command. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A7 selects a column location. Input data appearing on the DQs is written to the memory array, subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that word/column location. A WRITE command with DQM HIGH is considered a NOP.

An ACTIVE TERMINATE command is not required for synchronous flash memories, but can be provided to terminate a read in a manner similar to the SDRAM PRECHARGE command. The ACTIVE TERMINATE command can be issued to terminate a BURST READ in progress, and may or may not be bank specific.

A BURST TERMINATE command is used to truncate either fixed-length or full-page bursts. The most recently registered READ command prior to the BURST TERMINATE command will be truncated. BURST TERMINATE is not bank specific.

The Load Command Register operation is used to initiate flash memory control commands to the Command Execution Logic (CEL) 130. The CEL receives and interprets commands to the device. These commands control the operation of the

Internal State Machine 132 and the read path (i.e., memory array 102, ID Register 136 or Status Register 134).

Before any READ or WRITE commands can be issued to a bank within the synchronous flash memory, a row in that bank must be "opened." This is accomplished  
5 via the ACTIVE command (defined by CS#, WE#, RAS#, CAS#), which selects both the bank and the row to be activated, see Figure 4.

After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to a time period ( tRCD) specification, tRCD (MIN) should be divided by the clock period and rounded up to the next whole  
10 number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a tRCD specification of 30ns with a 90 MHZ clock (11.11ns period) results in 2.7 clocks, which is rounded to 3. This is reflected in Figure 5, which covers any case where  $2 < \text{tRCD (MIN)}/\text{tCK} \leq 3$ . (The same procedure is used to convert other specification limits from time units to clock  
15 cycles).

A subsequent ACTIVE command to a different row in the same bank can be issued without having to close a previous active row, provided the minimum time interval between successive ACTIVE commands to the same bank is defined by tRC.

A subsequent ACTIVE command to another bank can be issued while the first  
20 bank is being accessed, which results in a reduction of total row access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by a time period tRRD.

READ bursts are initiated with a READ command (defined by CS#, WE#, RAS#, CAS#), as shown in Figure 6. The starting column and bank addresses are  
25 provided with the READ command. During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. Upon completion of a burst, assuming no other commands have been initiated, the DQs will go to a High-Z state. A full page burst will continue until

terminated. (At the end of the page, it will wrap to column 0 and continue.) Data from any READ burst may be truncated with a subsequent READ command, and data from a fixed-length READ burst may be immediately followed by data from a subsequent READ command. In either case, a continuous flow of data can be maintained. The first  
5 data element from the new burst follows either the last element of a completed burst, or the last desired data element of a longer burst that is being truncated. The new READ command should be issued  $x$  cycles before the clock edge at which the last desired data element is valid, where  $x$  equals the CAS latency minus one. This is shown in Figure 7 for CAS latencies of one, two and three; data element  $n + 3$  is either the last of a burst of  
10 four, or the last desired of a longer burst. The synchronous flash memory uses a pipelined architecture and therefore does not require the  $2n$  rule associated with a prefetch architecture. A READ command can be initiated on any clock cycle following a previous READ command. Full-speed, random read accesses within a page can be performed as shown in Figure 8, or each subsequent READ may be performed to a  
15 different bank.

Data from any READ burst may be truncated with a subsequent WRITE command (WRITE commands must be preceded by WRITE SETUP), and data from a fixed-length READ burst may be immediately followed by data from a subsequent WRITE command (subject to bus turnaround limitations). The WRITE may be initiated  
20 on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/O contention can be avoided. In a given system design, there may be the possibility that the device driving the input data would go Low-Z before the synchronous flash memory DQs go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command.

25 The DQM input is used to avoid I/O contention as shown in Figure 9. The DQM signal must be asserted (HIGH) at least two clocks prior to the WRITE command (DQM latency is two clocks for output buffers) to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain High-Z) regardless of the state of the DQM signal. The DQM signal must be de-asserted prior to

the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked. Figure 9 shows the case where the clock frequency allows for bus contention to be avoided without adding a NOP cycle.

5 A fixed-length or full-page READ burst can be truncated with either ACTIVE TERMINATE (may or may not be bank specific) or BURST TERMINATE (not bank specific) commands. The ACTIVE TERMINATE or BURST TERMINATE command should be issued  $x$  cycles before the clock edge at which the last desired data element is valid, where  $x$  equals the CAS latency minus one. This is shown in Figure 10 for each possible CAS latency; data element  $n + 3$  is the last desired data element of a burst of  
10 four or the last desired of a longer burst.

A single-location WRITE is initiated with a WRITE command (defined by CS#, WE#, RAS#, CAS#) as shown in Figure 11. The starting column and bank addresses are provided with the WRITE command. Once a WRITE command is registered, a READ command can be executed as defined by Truth Tables 4 and 5. An example is  
15 shown in Figure 12. During a WRITE, the valid data-in is registered coincident with the WRITE command.

Unlike SDRAM, synchronous flash does not require a PRECHARGE command to deactivate the open row in a particular bank or the open rows in all banks. The ACTIVE TERMINATE command is similar to the BURST TERMINATE command;  
20 however, ACTIVE TERMINATE may or may not be bank specific. Asserting input A10 HIGH during an ACTIVE TERMINATE command will terminate a BURST READ in any bank. When A10 is low during an ACTIVE TERMINATE command, BA0 and BA1 will determine which bank will undergo a terminate operation. ACTIVE TERMINATE is considered a NOP for banks not addressed by A10, BA0, BA1.

25 Power-down occurs if clock enable, CKE is registered LOW coincident with a NOP or COMMAND INHIBIT, when no accesses are in progress. Entering power-down deactivates the input and output buffers (excluding CKE) after internal state machine operations (including WRITE operations) are completed, for power savings while in standby.

The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desired clock edge (meeting tCKS). See Figure 13 for an example power-down operation.

A clock suspend mode occurs when a column access/ burst is in progress and CKE is registered LOW. In the clock suspend mode, an internal clock is deactivated, “freezing” the synchronous logic. For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input pins at the time of a suspended internal clock edge are ignored, any data present on the DQ pins will remain driven, and burst counters are not incremented, as long as the clock is suspended (see example in Figure 14). Clock suspend mode is exited by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.

The burst read/single write mode is a default mode in one embodiment. All WRITE commands result in the access of a single column location (burst of one), while READ commands access columns according to the programmed burst length and sequence. The following Truth Table 3 illustrates memory operation using the CKE signal.

**TRUTH TABLE 3 - CKE**

CKE <sub>n-1</sub>	CKE <sub>n</sub>	CURRENT STATE	COMMAND <sub>n</sub>	ACTION <sub>n</sub>
L	L	POWER-DOWN CLOCK SUSPEND	X X	Maintain POWER-DOWN Maintain CLOCK-SUSPEND
L	H	POWER-DOWN CLOCK SUSPEND	COMMAND INHIBIT or NOP X	Exit POWER-DOWN Exit CLOCK SUSPEND
H	L	All Banks Idle	COMMAND	POWER-DOWN Entry

<b>CKE<sub>n-1</sub></b>	<b>CKE<sub>n</sub></b>	<b>CURRENT STATE</b>	<b>COMMAND<sub>n</sub></b>	<b>ACTION<sub>n</sub></b>
		Reading or Writing	INHIBIT or NOP VALID	CLOCK SUSPEND Entry
H	H		See Truth Table 4	

**TRUTH TABLE 4 - Current State Bank n - Command to Bank n**

<b>CURRENT STATE</b>	<b>CS #</b>	<b>RAS #</b>	<b>CAS #</b>	<b>WE #</b>	<b>COMMAND/ACTION</b>
Any	H	X	X	X	COMMAND INHIBIT (NOP/continue previous operation)
	L	H	H	H	NO OPERATION (NOP/continue previous operation)
Idle	L	L	H	H	ACTIVE (Select and activate row)
	L	L	L	H	LOAD COMMAND REGISTER
	L	L	L	L	LOAD MODE REGISTER
	L	L	H	L	ACTIVE TERMINATE
Row Active	L	H	L	H	READ (Select column and start READ burst)
	L	H	L	L	WRITE (Select column and start WRITE)
	L	L	H	L	ACTIVE TERMINATE
	L	L	L	H	LOAD COMMAND REGISTER
READ	L	H	L	H	READ (Select column and start new READ burst)
	L	H	L	L	WRITE (Select column and start WRITE)
	L	L	H	L	ACTIVE TERMINATE
	L	H	H	L	BURST TERMINATE
	L	L	L	H	LOAD COMMAND REGISTER
WRITE	L	H	L	H	READ (Select column and start new READ burst)
	L	L	L	H	LOAD COMMAND REGISTER

**TRUTH TABLE 5 - Current State Bank n - Command to Bank m**

CURRENT STATE	CS #	RAS #	CAS #	WE #	COMMAND/ACTION
Any	H	X	X	X	COMMAND INHIBIT (NOP/continue previous operation)
	L	H	H	H	NO OPERATION (NOP/continue previous operation)
Idle	X	X	X	X	Any Command Otherwise Allowed to Bank m
Row Activating, Active, or Active Terminate	L	L	H	H	ACTIVE (Select and activate row)
	L	H	L	H	READ (Select column and start READ burst)
	L	H	L	L	WRITE (Select column and start
	L	L	H	L	WRITE
	L	L	L	H	ACTIVE TERMINATE LOAD COMMAND REGISTER
READ	L	L	H	H	ACTIVE (Select and activate row)
	L	H	L	H	READ (Select column and start new READ burst)
	L	H	L	L	WRITE (Select column and start
	L	L	H	L	WRITE)
	L	L	L	H	ACTIVE TERMINATE LOAD COMMAND REGISTER
WRITE	L	L	H	H	ACTIVE (Select and activate row)
	L	H	L	H	READ (Select column and start READ burst)
	L	L	H	L	ACTIVE TERMINATE
	L	H	H	L	BURST TERMINATE
	L	L	L	H	LOAD COMMAND REGISTER

### FUNCTION DESCRIPTION

- 5        The synchronous flash memory incorporates a number of features to make it ideally suited for code storage and execute-in-place applications on an SDRAM bus. The memory array is segmented into individual erase blocks. Each block may be erased



without affecting data stored in other blocks. These memory blocks are read, written and erased by issuing commands to the command execution logic 130 (CEL). The CEL controls the operation of the Internal State Machine 132 (ISM), which completely controls all ERASE NVMODE REGISTER, WRITE NVMODE REGISTER, WRITE,  
5 BLOCK ERASE, BLOCK PROTECT, DEVICE PROTECT, UNPROTECT ALL BLOCKS and VERIFY operations. The ISM 132 protects each memory location from over-erasure and optimizes each memory location for maximum data retention. In addition, the ISM greatly simplifies the control necessary for writing the device in-system or in an external programmer.

10 The synchronous flash memory is organized into 16 independently erasable memory blocks that allow portions of the memory to be erased without affecting the rest of the memory data. Any block may be hardware-protected against inadvertent erasure or writes. A protected block requires that the RP# pin be driven to VHH (a relatively high voltage) before being modified. The 256K-word blocks at locations 0 and 15 can  
15 have additional hardware protection. Once a PROTECT BLOCK command has been executed to these blocks, an UNPROTECT ALL BLOCKS command will unlock all blocks except the blocks at locations 0 and 15, unless the RP# pin is at VHH. This provides additional security for critical code during in-system firmware updates, should an unintentional power disruption or system reset occur.

20 Power-up initialization, ERASE, WRITE and PROTECT timings are simplified by using an ISM to control all programming algorithms in the memory array. The ISM ensures protection against over-erasure and optimizes write margin to each cell. During WRITE operations, the ISM automatically increments and monitors WRITE attempts, verifies write margin on each memory cell and updates the ISM Status Register. When  
25 a BLOCK ERASE operation is performed, the ISM automatically overwrites the entire addressed block (eliminates over-erasure), increments and monitors ERASE attempts and sets bits in the ISM Status Register.

The 8-bit ISM Status Register 134 allows an external processor 200 to monitor the status of the ISM during WRITE, ERASE and PROTECT operations. One bit of the 8-

bit Status Register (SR7) is set and cleared entirely by the ISM. This bit indicates whether the ISM is busy with an ERASE, WRITE or PROTECT task. Additional error information is set in three other bits (SR3, SR4 and SR5): write and protect block error, erase and unprotect all blocks error, and device protection error. Status register bits

5 SR0, SR1 and SR2 provide details on the ISM operation underway. The user can monitor whether a device-level or bank-level ISM operation (including which bank is under ISM control) is underway. These six bits (SR3-SR5) must be cleared by the host system. The status register is described in further detail below with reference to Table 2.

10 The CEL 130 receives and interprets commands to the device. These commands control the operation of the ISM and the read path (i.e., memory array, device configuration or status register). Commands may be issued to the CEL while the ISM is active.

To allow for maximum power conservation, the synchronous flash features a very  
15 low current, deep power-down mode. To enter this mode, the RP# pin 140 (reset/power-down) is taken to  $V_{SS} \pm 0.2V$ . To prevent an inadvertent RESET, RP# must be held at  $V_{SS}$  for 100ns prior to the device entering the reset mode. With RP# held at  $V_{SS}$ , the device will enter the deep power-down mode. After the device enters the deep power-down mode, a transition from LOW to HIGH on RP# will result in a  
20 device power-up initialize sequence as outlined herein. Transitioning RP# from LOW to HIGH after entering the reset mode but prior to entering deep power-down mode requires a 1 $\mu$ s delay prior to issuing an executable command. When the device enters the deep power-down mode, all buffers excluding the RP# buffer are disabled and the current draw is low, for example, a maximum of 50 $\mu$ A at 3.3V VCC. The input to RP#  
25 must remain at  $V_{SS}$  during deep power-down. Entering the RESET mode clears the Status Register 134 and sets the ISM 132 to the array read mode.

The synchronous flash memory array architecture is designed to allow sectors to be erased without disturbing the rest of the array. The array is divided into 16 addressable “blocks” that are independently erasable. By erasing blocks rather than the

entire array, the total device endurance is enhanced, as is system flexibility. Only the ERASE and BLOCK PROTECT functions are block oriented. The 16 addressable blocks are equally divided into four banks 104, 106, 108 and 110 of four blocks each. The four banks have simultaneous read-while-write functionality. An ISM WRITE or

5 ERASE operation to any bank can occur simultaneously to a READ operation to any other bank. The Status Register 134 may be polled to determine which bank is under ISM operation. The synchronous flash memory has a single background operation ISM to control power-up initialization, ERASE, WRITE, and PROTECT operations. Only one ISM operation can occur at any time; however, certain other commands, including

10 READ operations, can be performed while the ISM operation is taking place. An operational command controlled by the ISM is defined as either a bank-level operation or a device-level operation. WRITE and ERASE are bank-level ISM operations. After an ISM bank operation has been initiated, a READ to any location in the bank may output invalid data, whereas a READ to any other bank will read the array. A READ

15 STATUS REGISTER command will output the contents of the Status Register 134. The ISM status bit will indicate when the ISM operation is complete ( $SR7 = 1$ ). When the ISM operation is complete, the bank will automatically enter the array read mode. ERASE NVMODE REGISTER, WRITE NVMODE REGISTER, BLOCK PROTECT, DEVICE PROTECT, and UNPROTECT ALL BLOCKS are device-level ISM

20 operations. Once an ISM device-level operation has been initiated, a READ to any bank will output the contents of the array. A READ STATUS REGISTER command may be issued to determine completion of the ISM operation. When  $SR7 = 1$ , the ISM operation will be complete and a subsequent ISM operation may be initiated. Any block may be protected from unintentional ERASE or WRITE with a hardware circuit that

25 requires the RP# pin be driven to VHH before a WRITE or ERASE is commenced, as explained below.

Any block may be hardware-protected to provide extra security for the most sensitive portions of the firmware. During a WRITE or ERASE of a hardware protected block, the RP# pin must be held at VHH until the WRITE or ERASE is completed.

Any WRITE or ERASE attempt on a protected block without RP# =VHH will be prevented and will result in a write or erase error. The blocks at locations 0 and 15 can have additional hardware protection to prevent an inadvertent WRITE or ERASE operation. In this embodiment, these blocks cannot be software-unlocked through an UNPROTECT ALL BLOCKS command unless RP# =VHH. The protection status of any block may be checked by reading its block protect bit with a READ STATUS REGISTER command. Further, to protect a block, a three-cycle command sequence must be issued with the block address.

The synchronous flash memory can feature three different types of READs. Depending on the mode, a READ operation will produce data from the memory array, status register, or one of the device configuration registers. A READ to the device configuration register or the Status Register must be preceded by an LCR-ACTIVE cycle and burst length of data out will be defined by the mode register settings. A subsequent READ or a READ not preceded by an LCR-ACTIVE cycle will read the array. However, several differences exist and are described in the following section.

A READ command to any bank outputs the contents of the memory array. While a WRITE or ERASE ISM operation is taking place, a READ to any location in the bank under ISM control may output invalid data. Upon exiting a RESET operation, the device will automatically enter the array read mode.

Performing a READ of the Status Register 134 requires the same input sequencing as when reading the array, except that an LCR READ STATUS REGISTER (70H) cycle must precede the ACTIVE READ cycles. The burst length of the Status Register data-out is defined by the Mode Register 148. The Status Register contents are updated and latched on the next positive clock edge subject to CAS latencies. The device will automatically enter the array read mode for subsequent READs.

Reading any of the Device Configuration Registers 136 requires the same input sequencing as when reading the Status Register except that specific addresses must be issued. WE# must be HIGH, and DQM and CS# must be LOW. To read the manufacturer compatibility ID, addresses must be at 000000H, and to read the device

ID, addresses must be at 000001H. Any of the block protect bits is read at the third address location within each erase block (xx0002H), while the device protect bit is read from location 000003H.

5 The DQ pins are used either to input data to the array. The address pins are used either to specify an address location or to input a command to the CEL during the LOAD COMMAND REGISTER cycle. A command input issues an 8-bit command to the CEL to control the operation mode of the device. A WRITE is used to input data to the memory array. The following section describes both types of inputs.

10 To perform a command input, DQM must be LOW, and CS# and WE# must be LOW. Address pins or DQ pins are used to input commands. Address pins not used for input commands are "Don't Care" and must be held stable. The 8-bit command is input on DQ0-DQ7 or A0-A7 and is latched on the positive clock edge.

15 A WRITE to the memory array sets the desired bits to logic 0s but cannot change a given bit to a logic 1 from a logic 0. Setting any bits to a logic 1 requires that the entire block be erased. To perform a WRITE, DQM must be LOW, CS# and WE# must be LOW, and VCCP must be tied to VCC. Writing to a protected block also requires that the RP# pin be brought to VHH. A0-A11 provide the address to be written, while the data to be written to the array is input on the DQ pins. The data and addresses are latched on the rising edge of the clock. A WRITE must be preceded by a WRITE  
20 SETUP command.

To simplify the writing of the memory blocks, the synchronous flash incorporates an ISM that controls all internal algorithms for the WRITE and ERASE cycles. An 8-bit command set is used to control the device. See Truth Tables 1 and 2 for a list of the valid commands.

25 The 8-bit ISM Status Register 134 (see Table 2) is polled to check for ERASE NVMODE REGISTER, WRITE NVMODE REGISTER, WRITE, ERASE, BLOCK PROTECT, DEVICE PROTECT or UNPROTECT ALL BLOCKS completion or any related errors. Completion of an ISM operation can be monitored by issuing a READ STATUS REGISTER (70H) command. The contents of the Status Register will be

output to DQ0-DQ7 and updated on the next positive clock edge (subject to CAS latencies) for a fixed burst length as defined by the mode register settings. The ISM operation will be complete when SR7 = 1. All of the defined bits are set by the ISM, but only the ISM status bit is reset by the ISM. The erase/unprotect block, write/protect block, device protection must be cleared using a CLEAR STATUS REGISTER (50H) 5 command. This allows the user to choose when to poll and clear the Status Register. For example, a host system may perform multiple WRITE operations before checking the Status Register instead of checking after each individual WRITE. Asserting the RP# signal or powering down the device will also clear the Status Register.

10

**TABLE 2**  
**STATUS REGISTER**

STATUS BIT#	STATUS REGISTER BIT	DESCRIPTION
SR7	ISM STATUS 1 = Ready 0 = Busy	The ISMS bit displays the active status of the state machine when performing WRITE or BLOCK ERASE. The controlling logic polls this bit to determine when the erase and write status bits are valid.
SR6	RESERVED	Reserved for future use.
SR5	ERASE/UNPROTECT BLOCK STATUS 1 = BLOCK ERASE or BLOCK UNPROTECT error 0 = Successful BLOCK ERASE or UNPROTECT	ES is set to 1 after the maximum number of ERASE cycles is executed by the ISM without a successful verify. This bit is also set to 1 if a BLOCK UNPROTECT operation is unsuccessful. ES is only cleared by a CLEAR STATUS REGISTER command or by a RESET.
SR4	WRITE/PROTECT BLOCK STATUS 1 = WRITE or BLOCK PROTECT error 0 = Successful WRITE or BLOCK PROTECT	WS is set to 1 after the maximum number of WRITE cycles is executed by the ISM without a successful verify. This bit is also set to 1 if a BLOCK or DEVICE PROTECT operation is unsuccessful. WS is only cleared by a CLEAR STATUS REGISTER command or by a RESET.
SR2 SR1	BANKA1 ISM STATUS BANKA0 ISM STATUS	When SR0 = 0, the bank under ISM control can be decoded from BA0, BA1: [0,0] Bank0; [0,1] Bank1; [1,0] Bank2; [1,1] Bank3.
SR3	DEVICE PROTECT STATUS 1 = Device protected, invalid	DPS is set to 1 if an invalid WRITE, ERASE, PROTECT BLOCK,

	operation attempted 0 = Device unprotected or RP# condition met	PROTECT DEVICE or UNPROTECT ALL BLOCKS is attempted. After one of these commands is issued, the condition of RP#, the block protect bit and the device protect bit are compared to determine if the desired operation is allowed. Must be cleared by CLEAR STATUS REGISTER or by a RESET.
SR0	DEVICE/BANK ISM STATUS 1 = Device level ISM operation 0 = Bank level ISM operation	DBS is set to 1 if the ISM operation is a device-level operation. A valid READ to any bank of the array can immediately follow the registration of a device-level ISM WRITE operation. When DBS is set to 0, the ISM operation is a bank-level operation. A READ to the bank under ISM control may result in invalid data. SR2 and SR3 can be decoded to determine which bank is under ISM control.

The device ID, manufacturer compatibility ID, device protection status and block protect status can all be read by issuing a READ DEVICE CONFIGURATION (90H) command. To read the desired register, a specific address must be asserted. See Table 5 3 for more details on the various device configuration registers 136.

**Table 3**  
**DEVICE CONFIGURATION**

DEVICE CONFIGURATION	ADDRESS	DATA	CONDITION
Manufacturer Compatibility	000000H	2CH	Manufacturer compatibility read
Device ID	000001H	D3H	Device ID read



Block Protect Bit	xx0002H xx0002H	DQ0 = 1 DQ0 = 0	Block protected Block unprotected
Device Protect Bit	000003H 000003H	DQ0 = 1 DQ0 = 0	Block protect modification prevented Block protect modification enabled

Commands can be issued to bring the device into different operational modes. Each mode has specific operations that can be performed while in that mode. Several modes require a sequence of commands to be written before they are reached. The following section describes the properties of each mode, and Truth Tables 1 and 2 list all command sequences required to perform the desired operation. Read-while-write functionality allows a background operation write or erase to be performed on any bank while simultaneously reading any other bank. For a write operation, the LCR-ACTIVE-WRITE command sequences in Truth Table 2 must be completed on consecutive clock cycles. However, to simplify a synchronous flash controller operation, an unlimited number of NOPs or COMMAND INHIBITs can be issued throughout the command sequence. For additional protection, these command sequences must have the same bank address for the three cycles. If the bank address changes during the LCR-ACTIVE-WRITE command sequence, or if the command sequences are not consecutive (other than NOPs and COMMAND INHIBITs, which are permitted), the write and erase status bits (SR4 and SR5) will be set and the operation prohibited.

Upon power-up and prior to issuing any operational commands to the device, the synchronous flash is initialized. After power is applied to VCC, VCCQ and VCCP (simultaneously), and the clock is stable, RP# is transitioned from LOW to HIGH. A delay (in one embodiment a 100µs delay) is required after RP# transitions HIGH in order to complete internal device initialization. The device is in the array read mode at the completion of device initialization, and an executable command can be issued to the device.

To read the device ID, manufacturer compatibility ID, device protect bit and each of the block protect bits, a READ DEVICE CONFIGURATION (90H) command is issued. While in this mode, specific addresses are issued to read the desired information. The manufacturer compatibility ID is read at 000000H; the device ID is read at 000001H. The manufacturer compatibility ID and device ID are output on DQ0-DQ7. The device protect bit is read at 000003H; and each of the block protect bits is read at the third address location within each block (xx0002H). The device and block protect bits are output on DQ0.

Three consecutive commands on consecutive clock edges are needed to input data to the array (NOPs and Command Inhibits are permitted between cycles). In the first cycle, a LOAD COMMAND REGISTER command is given with WRITE SETUP (40H) on A0-A7, and the bank address is issued on BA0, BA1. The next command is ACTIVE, which activates the row address and confirms the bank address. The third cycle is WRITE, during which the starting column, the bank address, and data are issued. The ISM status bit will be set on the following clock edge (subject to CAS latencies). While the ISM executes the WRITE, the ISM status bit (SR7) will be at 0. A READ operation to the bank under ISM control may produce invalid data. When the ISM status bit (SR7) is set to a logic 1, the WRITE has been completed, and the bank will be in the array read mode and ready for an executable command. Writing to hardware-protected blocks also requires that the RP# pin be set to VHH prior to the third cycle (WRITE), and RP# must be held at VHH until the ISM WRITE operation is complete. The write and erase status bits (SR4 and SR5) will be set if the LCR-ACTIVE-WRITE command sequence is not completed on consecutive cycles or the bank address changes for any of the three cycles. After the ISM has initiated the WRITE, it cannot be aborted except by a RESET or by powering down the part. Doing either during a WRITE may corrupt the data being written.

Executing an ERASE sequence will set all bits within a block to logic 1. The command sequence necessary to execute an ERASE is similar to that of a WRITE. To provide added security against accidental block erasure, three consecutive command

sequences on consecutive clock edges are required to initiate an ERASE of a block. In the first cycle, LOAD COMMAND REGISTER is given with ERASE SETUP (20H) on A0-A7, and the bank address of the block to be erased is issued on BA0, BA1. The next command is ACTIVE, where A10, A11, BA0, BA1 provide the address of the block to be erased. The third cycle is WRITE, during which ERASE CONFRIM (DOH) is given on DQ0-DQ7 and the bank address is reissued. The ISM status bit will be set on the following clock edge (subject to CAS latencies). After ERASE CONFIRM (DOH) is issued, the ISM will start the ERASE of the addressed block. Any READ operation to the bank where the addressed block resides may output invalid data. When the ERASE operation is complete, the bank will be in the array read mode and ready for an executable command. Erasing hardware-protected blocks also requires that the RP# pin be set to VHH prior to the third cycle (WRITE), and RP# must be held at VHH until the ERASE is completed (SR7 = 1). If the LCR-ACTIVE-WRITE command sequence is not completed on consecutive cycles (NOPs and COMMAND INHIBITs are permitted between cycles) or the bank address changes for one or more of the command cycles, the write and erase status bits (SR4 and SR5) will be set and the operation is prohibited.

The contents of the Mode Register 148 may be copied into the NVMode Register 147 with a WRITE NVMODE REGISTER command. Prior to writing to the NVMode Register, an ERASE NVMODE REGISTER command sequence must be completed to set all bits in the NVMode Register to logic 1. The command sequence necessary to execute an ERASE NVMODE REGISTER and WRITE NVMODE REGISTER is similar to that of a WRITE. See Truth Table 2 for more information on the LCR-ACTIVE-WRITE commands necessary to complete ERASE NVMODE REGISTER and WRITE NVMODE REGISTER. After the WRITE cycle of the ERASE NVMODE REGISTER or WRITE NVMODE REGISTER command sequence has been registered, a READ command may be issued to the array. A new WRITE operation will not be permitted until the current ISM operation is complete and SR7 = 1.

Executing a BLOCK PROTECT sequence enables the first level of software/hardware protection for a given block. The memory includes a 16-bit register

that has one bit corresponding to the 16 protectable blocks. The memory also has a register to provide a device bit used to protect the entire device from write and erase operations. The command sequence necessary to execute a BLOCK PROTECT is similar to that of a WRITE. To provide added security against accidental block

5 protection, three consecutive command cycles are required to initiate a BLOCK PROTECT. In the first cycle, a LOAD COMMAND REGISTER is issued with a PROTECT SETUP (60H) command on A0-A7, and the bank address of the block to be protected is issued on BA0, BA1. The next command is ACTIVE, which activates a row in the block to be protected and confirms the bank address. The third cycle is

10 WRITE, during which BLOCK PROTECT CONFIRM (01H) is issued on DQ0- DQ7, and the bank address is reissued. The ISM status bit will be set on the following clock edge (subject to CAS latencies). The ISM will then begin the PROTECT operation. If the LCR-ACTIVE-WRITE is not completed on consecutive cycles (NOPs and COMMAND INHIBITs are permitted between cycles) or the bank address changes, the

15 write and erase status bits (SR4 and SR5) will be set and the operation is prohibited. When the ISM status bit (SR7) is set to a logic 1, the PROTECT has been completed, and the bank will be in the array read mode and ready for an executable command. Once a block protect bit has been set to a 1 (protected), it can only be reset to a 0 if the UNPROTECT ALL BLOCKS command. The UNPROTECT ALL BLOCKS command

20 sequence is similar to the BLOCK PROTECT command; however, in the third cycle, a WRITE is issued with a UNPROTECT ALL BLOCKS CONFIRM (D0H) command and addresses are “Don’t Care.” For additional information, refer to Truth Table 2. The blocks at locations 0 and 15 have additional security. Once the block protect bits at locations 0 and 15 have been set to a 1 (protected), each bit can only be reset to a 0 if

25 RP# is brought to VHH prior to the third cycle of the UNPROTECT operation, and held at VHH until the operation is complete (SR7 = 1). Further, if the device protect bit is set, RP# must be brought to VHH prior to the third cycle and held at VHH until the BLOCK PROTECT or UNPROTECT ALL BLOCKS operation is complete. To check a block’s protect status, a READ DEVICE CON FIGURATION (90H) command may

be issued.

Executing a DEVICE PROTECT sequence sets the device protect bit to a 1 and prevents a block protect bit modification. The command sequence necessary to execute a DEVICE PROTECT is similar to that of a WRITE. Three consecutive command

5 cycles are required to initiate a DEVICE PROTECT sequence. In the first cycle, LOAD COMMAND REGISTER is issued with a PROTECT SETUP (60H) on A0- A7, and a bank address is issued on BA0, BA1. The bank address is “Don’t Care” but the same bank address must be used for all three cycles. The next command is ACTIVE. The third cycle is WRITE, during which a DEVICE PROTECT (F1H) command is issued on

10 DQ0-DQ7, and RP# is brought to VHH. The ISM status bit will be set on the following clock edge (subject to CAS latencies). An executable command can be issued to the device. RP# must be held at VHH until the WRITE is completed (SR7 = 1). A new WRITE operation will not be permitted until the current ISM operation is complete. Once the device protect bit is set, it cannot be reset to a 0. With the device protect bit

15 set to a 1, BLOCK PROTECT or BLOCK UNPROTECT is prevented unless RP# is at VHH during either operation. The device protect bit does not affect WRITE or ERASE operations. Refer to Table 4 for more information on block and device protect operations.

20

**Table 4**  
**PROTECT OPERATIONS TRUTH TABLE**

FUNCTION	RP#	CS #	DQM	WE #	Address	VccP	DQ0-DQ7
DEVICE UNPROTECTED							
PROTECT SETUP	H	L	H	L	60H	X	X
PROTECT BLOCK	H	L	H	L	BA	H	01H
PROTECT DEVICE	V <sub>HH</sub>	L	H	L	X	X	F1H

UNPROTECT ALL BLOCKS	H/V <sub>HH</sub>	L	H	L	X	H	D0H
DEVICE PROTECTED							
PROTECT SETUP	H or V <sub>HH</sub>	L	H	L	60H	X	X
PROTECT BLOCK	V <sub>HH</sub>	L	H	L	BA	H	01H
UNPROTECT ALL BLOCKS	V <sub>HH</sub>	L	H	L	X	H	D0H

- After the ISM status bit (SR7) has been set, the device/ bank (SR0), device protect (SR3), bankA0 (SR1), bankA1 (SR2), write/protect block (SR4) and erase/unprotect (SR5) status bits may be checked. If one or a combination of SR3, SR4,
- 5 SR5 status bits has been set, an error has occurred during operation. The ISM cannot reset the SR3, SR4 or SR5 bits. To clear these bits, a CLEAR STATUS REGISTER (50H) command must be given. Table 5 lists the combinations of errors.

10 **Table 5**  
**STATUS REGISTER ERROR DECODE**

STATUS BITS			ERROR DESCRIPTION
SR5	SR4	SR3	
0	0	0	No errors
0	1	0	WRITE, BLOCK PROTECT or DEVICE PROTECT error
0	1	1	Invalid BLOCK PROTECT or DEVICE PROTECT, RP# not valid (V <sub>HH</sub> )
0	1	1	Invalid BLOCK or DEVICE PROTECT, RP# not valid
1	0	0	ERASE or ALL BLOCK UNPROTECT error
1	0	1	Invalid ALL BLOCK UNPROTECT, RP# not valid (V <sub>HH</sub> )
1	1	0	Command sequencing error

The synchronous flash memory is designed and fabricated to meet advanced code and data storage requirements. To ensure this level of reliability, VCCP must be tied to Vcc during WRITE or ERASE cycles. Operation outside these limits may reduce the number of WRITE and ERASE cycles that can be performed on the device. Each block is designed and processed for a minimum of 100,000-WRITE/ERASE-cycle endurance.

The synchronous flash memory offers several power-saving features that may be utilized in the array read mode to conserve power. A deep power-down mode is enabled by bringing RP# to VSS  $\pm 0.2V$ . Current draw (ICC) in this mode is low, such as a maximum of 50 $\mu A$ . When CS# is HIGH, the device will enter the active standby mode. In this mode the current is also low, such as a maximum ICC current of 30mA. If CS# is brought HIGH during a write, erase, or protect operation, the ISM will continue the WRITE operation, and the device will consume active Iccp power until the operation is completed.

Referring to Figure 16, a flow chart of a self-timed write sequence according to one embodiment of the present invention is described. The sequence includes loading the command register (code 40H), receiving an active command and a row address, and receiving a write command and a column address. The sequence then provides for a status register polling to determine if the write is complete. The polling monitors status register bit 7 (SR7) to determine if it is set to a 1. An optional status check can be included. When the write is completed, the array is placed in the array read mode.

Referring to Figure 17, a flow chart of a complete write status-check sequence according to one embodiment of the present invention is provided. The sequence looks for status register bit 4 (SR4) to determine if it is set to a 0. If SR4 is a 1, there was an error in the write operation. The sequence also looks for status register bit 3 (SR3) to determine if it is set to a 0. If SR3 is a 1, there was an invalid write error during the write operation.

Referring to Figure 18, a flow chart of a self-timed block erase sequence

according to one embodiment of the present invention is provided. The sequence includes loading the command register (code 20H), and receiving an active command and a row address. The memory then determines if the block is protected. If it is not protected, the memory performs a write operation (D0H) to the block and monitors the status register for completion. An optional status check can be performed and the memory is placed in an array read mode. If the block is protected, the erase is not allowed unless the RP# signal is at an elevated voltage (VHH).

Figure 19 illustrates a flow chart of a complete block erase status-check sequence according to one embodiment of the present invention. The sequence monitors the status register to determine if a command sequence error occurred (SR4 or SR5 = 1). If SR3 is set to a 1, an invalid erase or unprotect error occurred. Finally, a block erase or unprotect error happened if SR5 is set to a 1.

Figure 20 is a flow chart of a block protect sequence according to one embodiment of the present invention. The sequence includes loading the command register (code 60H), and receiving an active command and a row address. The memory then determines if the block is protected. If it is not protected, the memory performs a write operation (01H) to the block and monitors the status register for completion. An optional status check can be performed and the memory is placed in an array read mode. If the block is protected, the erase is not allowed unless the RP# signal is at an elevated voltage (VHH).

Referring to Figure 21, a flow chart of a complete block status-check sequence according to one embodiment of the present invention is provided. The sequence monitors the status register bits 3, 4 and 5 to determine if errors were detected.

Figure 22 is a flow chart of a device protect sequence according to one embodiment of the present invention. The sequence includes loading the command register (code 60H), and receiving an active command and a row address. The memory then determines if RP# is at VHH. The memory performs a write operation (F1H) and monitors the status register for completion. An optional status check can be performed and the memory is placed in an array read mode.



Figure 23 is a flow chart of a block unprotect sequence according to one embodiment of the present invention. The sequence includes loading the command register (code 60H), and receiving an active command and a row address. The memory then determines if the memory device is protected. If it is not protected, the memory  
5 determines if the boot locations (blocks 0 and 15 ) are protected. If none of the blocks are protected the memory performs a write operation (D0H) to the block and monitors the status register for completion. An optional status check can be performed and the memory is placed in an array read mode. If the device is protected, the erase is not allowed unless the RP# signal is at an elevated voltage (VHH). Likewise, if the boot  
10 locations are protected, the memory determines if all blocks should be unprotected.

Figure 24 illustrates the timing of an initialize and load mode register operation. The mode register is programmed by providing a load mode register command and providing operation code (opcode) on the address lines. The opcode is loaded into the mode register. As explained above, the contents of the non-volatile mode register are  
15 automatically loaded into the mode register upon power-up and the load mode register operation may not be needed.

Figure 25 illustrates the timing of a clock suspend mode operation, and Figure 26 illustrates the timing of another burst read operation. Figure 27 illustrates the timing of alternating bank read accesses. Here active command are needed to change bank  
20 addresses. A full page burst read operation is illustrated in Figure 28. Note that the full page burst does not self terminate, but requires a terminate command.

Figure 29 illustrates the timing of a read operation using a data mask signal. The DQM signal is used to mask the data output so that Dout m+1 is not provided on the DQ connections.

25 Referring to Figure 30, the timing of a write operation followed by a read to a different bank is illustrated. In this operation, a write is performed to bank a and a subsequent read is performed to bank b. The same row is accessed in each bank.

Referring to Figure 31, the timing of a write operation followed by a read to the same bank is illustrated. In this operation, a write is performed to bank a and a

subsequent read is performed to bank a. A different row is accessed for the read operation, and the memory must wait for the prior write operation to be completed. This is different from the read of Figure 30 where the read was not delayed due to the write operation.

5

#### **Zero latency Write operation/zero bus turn around.**

The synchronous Flash memory provides for a latency free write operation. This is different from a SDRAM that requires the system to provide latency for write operations, just like a read operation. So the write operation does not take away from  
10 the system bus as many cycles as the SDRAM takes, and hence can improve the system read throughput, see Figure 12 where the write data, Din, is provided on the same clock cycle as the write command and column address. The clock cycle, T1, of Figure 12 does not need to be a NOP command (see Figure 30). The read command can be provided on the next clock cycle following the write data. Thus, while the read  
15 operation requires that the DQ connections remain available for a predetermined number of clock cycles following the read command (latency), the DQ connections can be used immediately after the write command is provided (no latency). As such, the present invention allows for zero bus turn around capability. This is substantially different from the SDRAM, where multiple waits are required on the system bus when  
20 going between read and write operations. The synchronous flash provides these two features, and could improve bus throughput.

Referring to Figure 32, a system 300 of the present invention includes a synchronous memory 302 that has internal write latches 304 that are used to store write data received on the DQ inputs 306. The write latches are coupled to the memory array  
25 310. Again, the memory array can be arranged in a number of addressable blocks. Data can be written to one block while a read operation can be performed on the other blocks. The memory cells of the array can be non-volatile memory cells. Data communication connections 306 are used for bi-directional data communication with an external device, such as a processor 320 or other memory controller.

A data buffer 330 can be coupled to the data communication connections to manage the bi-directional data communication. This buffer can be a traditional FIFO or pipelined input/output buffer circuit. The write latch is coupled between the data buffer and the memory array to latch data provided on the data communication connections.

5 Finally, a control circuit is provided to manage the read and write operations performed on the array.

By latching the input write data, the data bus 306 (DQ's) can be released and the write operation performed using the latched data. Subsequent write operations to the memory can be prohibited while the first write operation is being performed. The bus,  
10 however, is available to immediately perform a read operation on the memory.

The present invention should not be confused with traditional input/output buffer architecture. That is, while prior memory devices used an input buffer on the DQ input path and an output buffer on the DQ output path, the clock latency used for both read and write operations are maintained the same. The present invention can include  
15 input/output buffer circuitry to provide an interface with the DQ connections and an external processor. The additional write latches allow the memory to isolate the write path/operation to one area of the memory while allowing data read operations on other memory areas.

In one embodiment, a method of writing to a synchronous memory device is  
20 provided. The method comprises providing a write command and write data from a processor to the synchronous memory device on a first clock cycle. The write data is then stored in a write latch of the synchronous memory device, and a write operation is performed to copy the write data from the write latch to a memory array of the synchronous memory device. Finally, a read command is communicated from the  
25 processor to the synchronous memory device on a second clock cycle immediately following the first clock cycle to initiate a read operation on the memory array.

The present invention can also eliminate clock, or CAS, latency between read and subsequent write operations. Referring to Figure 9, the LCR command (40H) is provided on clock cycle T1 immediately following the read column cycle (T0). As

explained, the write operation command sequence includes at least three clock cycles: an LCR cycle, an active/row cycle, and a write/column cycle. Depending upon the latency of the read operation, one or more NOP clock cycles may be provided to avoid bus contention. The preset invention, therefore, does not require latency between the read column command cycle and the LCR write cycle. The present invention, therefore, provides for more efficient data bus utilization by allowing for read-to-write without latency, and write-to-read without clock cycle delays.

### Conclusion

A synchronous flash memory has been described that includes an array of non-volatile memory cells. The memory array is arranged in rows and columns, and can be further arranged in addressable blocks. Data communication connections are used for bi-directional data communication with an external device, such as a processor or other memory controller. A data buffer can be coupled to the data communication connections to manage the bi-directional data communication. A write latch is coupled between the data buffer and the memory array to latch data provided on the data communication connections.

The memory has been described that allows for zero-bus turn around following a write data cycle. That is, a read operation can be initiated immediately following a write data cycle. One method of operating a synchronous memory device comprises receiving write data on data connections, latching the write data in a write latch, and releasing the data connections after the write data is latched. A read operation can be performed on the synchronous memory device while the write data is transferred from the write latch to memory cells. Further, the memory device does not require any clock latency during a write operation.

What is claimed is:

1. A method of writing to a synchronous non-volatile memory device comprising:  
receiving write data on a first clock cycle and executing a data write operation;  
and  
executing a data read operation on a next clock cycle immediately following the first clock cycle.
2. The method of claim 1 wherein the data write operation is executed on a first memory bank of the synchronous non-volatile memory device and the data read operation is executed on a second memory bank.
3. The method of claim 1 further comprising latching the write data on the first clock cycle.
4. The method of claim 1 wherein executing the data write operation comprises:  
receiving a write command;  
receiving a row address; and  
receiving a column address, wherein the column address is received on the first clock cycle in synchronization with the write data.
5. The method of claim 1 further comprises:  
latching the write data in a write latch on the first clock cycle; and  
performing a write operation during the next clock cycle to store the write data in the synchronous non-volatile memory device.
6. A method of operating a synchronous memory device comprising:  
receiving write data on data connections;  
latching the write data in a write latch;

releasing the data connections after the write data is latched; and  
performing a read operation on the synchronous memory device while the  
write data is transferred from the write latch to memory cells.

7. The method of claim 6 wherein the read operation is initiated in response to a read command received by the synchronous memory device on a second clock cycle immediately following a first clock cycle coincident with receiving the write data.
8. The method of claim 6 further comprises:  
receiving a row address on a first clock cycle;  
receiving a column address on a second clock signal following the first clock signal, wherein the write data is received on the data connections on the second clock cycle.
9. The method of claim 8 wherein the read operation is initiated in response to a read command received by the synchronous memory device on a third clock cycle immediately following a second clock cycle.
10. The method of claim 6 wherein the synchronous memory device comprises an array of non-volatile memory cells.
11. A method of writing to a synchronous memory device comprising:  
providing a write command and write data from a processor to the synchronous memory device on a first clock cycle;  
storing the write data in a write latch of the synchronous memory device; and  
performing a write operation to copy the write data from the write latch to a memory array of the synchronous memory device; and

providing a read command from the processor to the synchronous memory device on a second clock cycle immediately following the first clock cycle to initiate a read operation on the memory array.

12. The method of claim 11 wherein the write data is copied to a first bank of the memory array and the read operation is performed on a second bank of the memory array.

13. The method of claim 11 wherein the processor provides a row address, and a column address, wherein the column address is provided on the first clock cycle in synchronization with the write data.

14. A synchronous memory device comprising:  
a memory array arranged in rows and columns;  
data communication connections for bi-directional data communication with an external device;  
data buffer coupled to the data communication connections to manage the bi-directional data communication; and  
a write latch coupled between the data buffer and the memory array to latch data provided on the data communication connections.

15. The synchronous memory device of claim 14 further comprising control circuitry to copy the data from the write latch to the memory array.

16. The synchronous memory device of claim 15 wherein the memory array is arranged in a plurality of memory blocks, and the control circuitry is configured to copy the data from the write latch to a first block of the plurality of the plurality of memory blocks.

17. The synchronous memory device of claim 16 wherein the control circuitry is further configured to read data from a second block of the plurality of memory blocks while the data is copied to the first block.

18. The synchronous memory device of claim 14 wherein the memory array comprises non-volatile memory cells.

19. A method of operating a synchronous memory device comprising:  
receiving a read command and corresponding column address on a first clock cycle to request output data from a memory array of the synchronous memory, wherein the output data is provided on an external data connection a predefined number of clock cycles following the first clock cycle; and

receiving a first command of a write command sequence on a second clock cycle immediately following the first clock cycle to initiate a write operation to the memory array such that the write command is provided in coincidence with or prior to providing the output data on the external data connection.

20. The method of claim 19 wherein the write command sequence comprises:  
a load command register cycle used to initiate the write operation;  
an active cycle used to define and activate a selected row of the memory array;  
and

a write cycle used to define a column of the memory array and provide write data on the external data connection.

21. The method of claim 19 wherein the memory array comprises non-volatile memory cells.

22. A method of initiating a write operation in a memory system, the method comprises:



providing a read command from a processor to a synchronous memory device;  
providing a memory array address from the processor to the synchronous memory device on a first clock cycle of a memory array location to perform a read operation;

providing a first command of a write command sequence from the processor to the synchronous memory device on a second clock cycle immediately following the first clock cycle to initiate a write operation of the memory array such that the write command is provided prior to providing output data from the memory array address on an external data connection.

23. The method of claim 22 wherein the write command sequence comprises:  
a load command register cycle used to initiate the write operation;  
an active cycle used to define and activate a selected row of the memory array;  
and  
a write cycle used to define a column of the memory array and provide write data on the external data connection.

24. A memory system comprising:  
a processor; and  
a synchronous memory device coupled to the processor via a bi-directional data bus, the synchronous memory device comprises,  
a memory array arranged in rows and columns;  
data communication connections coupled to the bi-directional data bus;  
an input/output data buffer coupled to the data communication connections to manage bi-directional data communication; and  
a write latch coupled between the data buffer and the memory array to latch data provided on the data communication connections.

25. The memory system of claim 24 wherein the memory array is arranged in a plurality of memory blocks, and the synchronous memory comprises control circuitry configured to copy the data from the write latch to a first block of the plurality of the plurality of memory blocks.

26. The memory system of claim 25 wherein the control circuitry is further configured to read data from a second block of the plurality of memory blocks while the data is copied to the first block.

27. The memory system of claim 24 wherein the memory array comprises non-volatile memory cells.

### Abstract of the Disclosure

A synchronous flash memory includes an array of non-volatile memory cells. The memory array is arranged in rows and columns, and can be further arranged in addressable blocks. Data communication connections are used for bi-directional data communication with an external device, such as a processor or other memory controller. A data buffer can be coupled to the data communication connections to manage the bi-directional data communication. This buffer can be a pipelined input/output buffer circuit. Finally, a write latch is coupled between the data buffer and the memory array to latch data provided on the data communication connections. One method of operating a synchronous memory device comprises receiving write data on data connections, latching the write data in a write latch, and releasing the data connections after the write data is latched. A read operation can be performed on the synchronous memory device while the write data is transferred from the write latch to memory cells. Further, the memory device does not require any clock latency during a write operation.




Fig. 1A




Fig. 1B




Fig. 1C




Fig. 2




Fig. 3




Fig. 4






Fig. 5




Fig. 6






Fig. 7



NOTE: Each READ command may be to either bank. DQM is LOW.

DON'T CARE

Fig. 8



**NOTE:** A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a CAS latency of one is used, then DQM is not required.

 DON'T CARE

Fig 9




Fig. 10





Fig. 11



**NOTE:** A CAS latency of two is used for illustration. The WRITE command may be to any bank and the READ command may be to any bank. DQM is LOW. A READ to the bank undergoing the WRITE ISM operation may output invalid data.

Tables 4 and 5.

 DON'T CARE

Fig. 12



Coming out of a power-down sequence (active),  
 $t_{CKS}$  (CKE setup time) must be greater than or equal to 3ns.





Fig. 13



NOTE: For this example, CAS latency = 2, burst length = 4 or greater, and DQM is LOW.


 DON'T CARE


Fig. 14

# ADDRESS RANGE

			Bank	Row	Column
Bank 3	0	FFF	FFH	00H	256K-Word Block 14
	1	C00	00H		
	2	BFF	FFH		
	3	800	00H		
Bank 2	4	7FF	FFH	00H	256K-Word Block 13
	5	400	00H		
	6	3FF	FFH		
	7	000	00H		
Bank 1	8	FFF	FFH	00H	256K-Word Block 12
	9	C00	00H		
	10	BFF	FFH		
	11	800	00H		
Bank 0	12	7FF	FFH	00H	256K-Word Block 11
	13	400	00H		
	14	3FF	FFH		
	15	000	00H		
Bank 0	16	FFF	FFH	00H	256K-Word Block 10
	17	C00	00H		
	18	BFF	FFH		
	19	800	00H		
Bank 0	20	7FF	FFH	00H	256K-Word Block 9
	21	400	00H		
	22	3FF	FFH		
	23	000	00H		
Bank 0	24	FFF	FFH	00H	256K-Word Block 8
	25	C00	00H		
	26	BFF	FFH		
	27	800	00H		
Bank 0	28	7FF	FFH	00H	256K-Word Block 7
	29	400	00H		
	30	3FF	FFH		
	31	000	00H		
Bank 0	32	FFF	FFH	00H	256K-Word Block 6
	33	C00	00H		
	34	BFF	FFH		
	35	800	00H		
Bank 0	36	7FF	FFH	00H	256K-Word Block 5
	37	400	00H		
	38	3FF	FFH		
	39	000	00H		
Bank 0	40	FFF	FFH	00H	256K-Word Block 4
	41	C00	00H		
	42	BFF	FFH		
	43	800	00H		
Bank 0	44	7FF	FFH	00H	256K-Word Block 3
	45	400	00H		
	46	3FF	FFH		
	47	000	00H		
Bank 0	48	FFF	FFH	00H	256K-Word Block 2
	49	C00	00H		
	50	BFF	FFH		
	51	800	00H		
Bank 0	52	7FF	FFH	00H	256K-Word Block 1
	53	400	00H		
	54	3FF	FFH		
	55	000	00H		
Bank 0	56	FFF	FFH	00H	256K-Word Block 0
	57	C00	00H		
	58	BFF	FFH		
	59	800	00H		

Word-wide (x16)

 Software Lock = Hardware-Lock Sectors  
RP# = V<sub>HH</sub> to unprotect if either the block protect or device protect bit is set.

 Software Lock = Hardware-Lock Sectors  
RP# = V<sub>CC</sub> to unprotect but must be V<sub>HH</sub> if the device protect bit is set.

See BLOCK PROTECT/UNPROTECT SEQUENCE for detailed information.

Fig. 15




Fig. 16




Fig. 17




Fig. 18

Start (ERASE or BLOCK UNPROTECT completed)

SR4, 5 = 1?

YES

Command Sequence Error<sup>4</sup>

NO

SR3 = 0?

NO

Invalid ERASE or  
UNPROTECT Error<sup>4</sup>

YES

SR5 = 0?

NO

Block ERASE or  
UNPROTECT Error<sup>4</sup>

YES

ERASE or BLOCK UNPROTECT Successful

Fig. 19




Fig. 20






Fig. 21




Fig. 22




Fig. 23







Fig. 25



DON'T CARE  
 UNDEFINED

Fig. 26





Fig. 27








Fig. 29




Fig. 30




Fig. 31




Fig. 32

# United States Patent Application

## DECLARATION

As a below named inventor, I declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**ZERO LATENCY-ZERO BUS TURNAROUND SYNCHRONOUS FLASH MEMORY;**  
the specification of which is attached hereto.

I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information that is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, § 1.56 (see page 3 attached hereto).

I claim foreign priority benefits under 35 U.S.C. § 119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached

I claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.

Application Number(s)	Filing Date (MM/DD/YYYY)


I claim the benefit under 35 U.S.C. § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose material information as defined in Title 37 C.F.R. § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

U.S. or PCT Application Number	Filing Date (MM/DD/YYYY)	Patent No.

I declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of inventor: Frankie F. Roohparvar  
Citizenship: United States of America  
Residence: 661 Aberdeen Court  
Post Office Address: Miltitas, CA 95035

Signature:



Date:

6/19/00

---

§ 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) it refutes, or is inconsistent with, a position the applicant takes in:
  - (i) opposing an argument of unpatentability relied on by the Office, or
  - (ii) asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

---

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.



S/N UnknownPATENTIN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Frankie Roohparvar Examiner: Unknown  
Serial No.: Unknown Group Art Unit: Unknown  
Filed: Herewith Docket: 400.006US01  
Title: **ZERO LATENCY-ZERO BUS TURNAROUND SYNCHRONOUS FLASH MEMORY**

---

**POWER OF ATTORNEY BY ASSIGNEE AND  
CERTIFICATE BY ASSIGNEE UNDER 37 CFR § 3.73(b)**

Assistant Commissioner for Patents  
Washington, D.C. 20231

Micron Technology, Inc., assignee of the entire right, title and interest in the above-identified application by assignment attached hereto, hereby appoints the attorneys and agents of the firm of FOGG SLIFER & POLGLAZE, P.A., listed as follows:

Fogg, David N.	Reg. No. 35,138
Polglaze, Daniel J.	Reg. No. 39,801
Slifer, Russell D.	Reg. No. 39,838
Leffert, Thomas L.	Reg. No. 40,697

and also attorney Michael L. Lynch (Reg. No. 30,871) of Micron Technology, Inc., as its attorneys with full power of substitution to prosecute this application and to transact all business in the Patent and Trademark Office in connection therewith.

The assignee certifies that the above-identified assignment has been reviewed and to the best of the assignee's knowledge and belief, title is in the assignee.

Please direct all correspondence regarding this application to the following:

FOGG SLIFER & POLGLAZE, P.A.  
Attn: Russell Slifer  
P.O. Box 581009  
Minneapolis, MN 55458-1009

Telephone: (612) 252-0014  
Facsimile: (612) 252-0019

Dated: 6-30-00

**MICRON TECHNOLOGY, INC.**

By:   
Name: Michael L. Lynch

Title: Chief Patent Counsel